

PATENT NUMBER and ISSUE DATE

. .

U.S. UTILITY Patent Application

Part of the state of

APPL NUM 10078340	FILING DATE 02/21/2002	CLASS	SUBCLASS	GAU		EXAMINER	2
**APPLICANT	S: Tomita	Hiroyoshi					
·· -							
	DATA VERIFIED						
THIS APPLICA	TION IS A DIV OF	09/587,2	96 06/05/200	0 PAT 6	3,373,78		
							2
	•						#
	•						
	PLICATIONS VEI						
JAPAN HEI 11-	310036 10/29/1999						
							
PG-PUB DO NO	OT PUBLISH -		RESCIN		IA TTG		
35 USC 119 conditio	ns met	□ yes			1	DRNEY DOCKET NO	
	ledged Examiners's inti ductor integrated o		ethod of contro	lling the		97-00067 , and variable delay circuit	-
					U.S.DE	PT. OF COMM./PAT.& TM-PTO-436L(Rev. 1	2-94)
			, -				
***							- · · · · ·

NOTICE OF ALLOWANCE MAILED			CLAIMS ALLOWED			
		Assistant Examiner	Total Claims		Print Claim for O.G	
ISSUE FEE			DRAWING			
Amount Due	Due Date Paid		Sheets Drwg.	Figs.Drwg.	Print Fig.	
	<u> </u>	Primary Examiner	**************************************			
TERMINAL DISCLAMER		PREPARED FOR ISSUE	Application Examiner			
		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				
		FILED WITH: DISK	(CRF) (Attached I	n pocket on rig	CD-ROM	